基于Zedboard的WLI图像缩放算法的硬件设计
Hardware Design of WLI Image-Zooming Algorithm Based on Zedboard
DOI: 10.12677/CSA.2015.56025, PDF, HTML, XML, 下载: 2,554  浏览: 10,287  科研立项经费支持
作者: 许世阳, 董 航, 李 辉:电子科技大学微电子与固体电子学院,四川 成都
关键词: 奇偶分解WLI算法高级综合软硬协同验证系统Parity Decomposition WLI Algorithm High Level Synthesis Software and Hardware Co-Verification System
摘要: 本文选择了一种新颖的图像缩放算法进行FPGA硬件实现。该算法基于奇偶分解的思想,具有复杂度低、硬件需求小和缩放效果良好等突出优点。首先利用MATLAB对该算法进行了功能验证,然后用缩放耗时、PSNR、边缘模糊等级和脉冲噪声等指标评估基于该算法图像处理效果。与传统时域算法作对比,对比结果表明该算法在处理效果和运算速度上的优异性。基于Zedboard开发板,运用Vivado HLS高级综合工具将算法的C程序综合成硬件IP,并搭建了包含ARM处理器和VGA等模块的软硬协同验证系统。实验验证了图像缩放算法硬件设计的正确性和实用性。
Abstract: A novel zoom algorithm is researched and further realized by a FPGA board. The algorithm is of low complexity, low hardware requirements, and wonderful zoom result thanks to even-odd de-composition method. First, function of the algorithm was verified by MATLAB. Second, zoom results of pictures were evaluated using PSNR, time consuming, edge fuzzy grade, and impulse noise. Compared to the conventional algorithm in the time domain, the even-odd decomposition method has advantages on zoom quality and computational efficiency. Based on Zedboard, we wrote C program of WLI image zoom algorithm and used high level synthesis tool Vivado HLS to generate the IP from the program. Then, a software and hardware co-verification system was constructed including modules such as ARM processor, VGA controller. Finally, hardware design of the zoom algorithm using even-odd decomposition method was proved correct by experiments.
文章引用:许世阳, 董航, 李辉. 基于Zedboard的WLI图像缩放算法的硬件设计[J]. 计算机科学与应用, 2015, 5(6): 195-203. http://dx.doi.org/10.12677/CSA.2015.56025

参考文献

[1] Choi, B.-D. and Yoo, H. (2009) Design of piecewise weighted linear interpolation based on even-odd decomposition and its application to image resizing. IEEE Transactions on Consumer Electronics, 55, 2280-2286.
[2] 刘婧 (2009) 图像缩放算法的研究与FPGA设计. 硕士论文, 上海大学, 上海.
[3] 李秀英, 袁红 (2012) 几种图像缩放算法的研究. 现代电子技术, 35, 48-51.
[4] Wang, J. (2011) MATLAB三种程序耗时算法. http://wenku.baidu.com/view/4f125446336c1eb91a375d60.html
[5] 心海 (2013) PSNR定义与计算. http://blog.sina.com.cn/s/blog_7e27bd1a0101alq5.html
[6] Li, X. (2002) Blind image quality assessment. IEEE ICIP, 1, 449-452.
[7] Xilinx (2014) Zynq-7000 all programmable SoC. Xilinx数据手册.
[8] Xilinx (2011) Xilinx, AXI reference guide UG761 (v13.1) March 7. Xilinx数据手册.
[9] 马建国, 孟宪元 (2011) FPGA现代数字系统设计. 清华大学出版社, 北京.
[10] 仆居 (2013) AXI-Stream接口开发详细流程. http://blog.csdn.net/kkk584520/article/details/9290069
[11] 何宾 (2011) 基于AX14的可编程SOC系统设计. 清华大学出版社, 北京.
[12] 何宾 (2011) Xilinx all programmable Zynq-7000 SOC设计指南. 清华大学出版社, 北京.
[13] 开源硬件社区 (2009) VGA驱动及实现. www.oshbbs.com
[14] Cuter (2013) 如何在SDK中计算某段程序的执行时间. http://blog.chinaaet.com/detail/31789