JEE  >> Vol. 3 No. 4 (December 2015)

    一种基于FPGA的新型全数字锁相环的建模与分析
    Modeling and Analysis of a Novel All-Digital Phase-Locked Loop Based on FPGA

  • 全文下载: PDF(1232KB) HTML   XML   PP.99-106   DOI: 10.12677/JEE.2015.34013  
  • 下载量: 1,231  浏览量: 4,326   国家科技经费支持

作者:  

易 斌,潘 峰,林国营,赵 伟:广东电网有限责任公司电力科学研究院,广东 广州

关键词:
全数字锁相环比例积分控制数学建模参数分析All-Digital Phase-Locked Loop PI Control Mathematical Modeling Parameter Analysis

摘要:

提出了一种新型的全数字锁相环,其采用自采样比例积分控制,使得锁相输出无静差,输出抖动小,并能根据数字鉴相器输入信号间相位误差的大小,调节数字环路滤波器的计数模数,在保证锁相环稳定性的同时,提高了锁相环锁定速度。本文基于该全数字锁相环各模块工作特性的分析,建立了全数字锁相环的数学模型,利用所得到的锁相环系统传递函数进行了性能参数分析,并给出了锁相环参数设计指导原则。论文最后通过实验测试验证了理论参数分析的正确性。

This paper proposed a novel all-digital phase-locked loop (ADPLL). By using the self-sampling PI control method, it can obtain a phase-locked output signal without steady-state error and with less jitter. The designed ADPLL is able to adjust the mode number of the digital loop filter according to the phase error between the two input signals of the digital phase detector. In this way, the ADPLL can optimize the lock-in speed when the system stability is also guaranteed. The paper establishes the mathematical model of the ADPLL based on the analysis of the operating characteristic of each module. Using the obtained system transfer function, the paper analyzes the performance parameters of the ADPLL, and provides the guiding principle of the parameters design. The validity of theoretical analysis is verified by experimental test in the final of this paper.

文章引用:
易斌, 潘峰, 林国营, 赵伟. 一种基于FPGA的新型全数字锁相环的建模与分析[J]. 电气工程, 2015, 3(4): 99-106. http://dx.doi.org/10.12677/JEE.2015.34013

参考文献

[1] Best, R.E. 锁相环设计, 仿真与应用[M]. 第5版. 李永明, 王海永, 肖珺, 等, 译. 北京: 清华大学出版社, 2007.
[2] Guan-Chyun, H. and Hung, J.C. (1996) Phase-Locked Loop Techniques: A Survey. IEEE Transactions on Industrial Electronics, 43, 609-615.
http://dx.doi.org/10.1109/41.544547
[3] Geng, H., Sun, J.B., Xiao, S., et al. (2013) Modeling and Implementation of an All-Digital Phase-Locked-Loop for Grid-Voltage Phase Detection. IEEE Transactions on Industrial Informatics, 9, 772-780.
http://dx.doi.org/10.1109/TII.2012.2209666
[4] Kim, N.G. and Ha, I.J. (1999) Design of ADPLL for Both Large Lock-In Range and Good Tracking Performance. IEEE Transactions on Circuits and Systems II-Analog and Digital Signal Processing, 46, 1192-1204.
http://dx.doi.org/10.1109/82.793709
[5] 肖帅, 孙建波, 耿华, 等. 基于FPGA实现的可变模全数字锁相环[J]. 电工技术学报, 2012, 27(4): 153-158.
[6] Shiga, N. (1988) Digital Phase-Locked Loop with Random Walk Filter. US Patent, 4791386.
[7] 李亚斌, 彭咏龙, 李和明, 等. 自采样比例积分控制全数字锁相环的性能分析和实现[J]. 中国电机工程学报, 2005, 25(18): 64-69.
[8] 庞浩, 俎云霄, 王赞基. 一种新型的全数字锁相环[J]. 中国电机工程学报, 2003, 23(2): 37-41.
[9] Astrom, K.J. and Wittenmark, B. 计算机控制系统: 原理与设计[M]. 第三版. 周兆英, 林喜荣, 刘中仁, 译. 北京: 电子工业出版社, 2001.