[1]
|
Chiu, P.-F. (2012) Low Store Energy, Low VDDmin, 8T2R Nonvolatile Latch and SRAM with Vertical-Stacked Resistive Memory (Memristor) Devices for Low Power Mobile Applications. IEEE Journal of Solid-State Circuits, 47, 1483-1496. https://doi.orgg/10.1109/JSSC.2012.2192661
|
[2]
|
Lutkemeier, S., Jungeblut, T., Berge, H.K.O., et al. (2013) A 65 nm 32 b Subthreshold Processor with 9T Multi-Vt SRAM and Adaptive Supply Voltage Control. IEEE Journal of Solid-State Circuits, 48, 8-19.
https://doi.orgg/10.1109/JSSC.2012.2220671
|
[3]
|
Aghamohammadi, M.R. and Abdolahinia, H. (2014) A New Approach for Optimal Sizing of Battery Energy Storage System for Primary Frequency control of Islanded Microgrid. International Journal of Electrical Power and Energy Systems, 54, 325-333.
|
[4]
|
柏娜, 冯越, 龙肖虎, 等. 极低电源电压和极低功耗的亚阈值SRAM存储单元设计[J]. 东南大学学报: 自然科学版, 2013, 43(2): 268-273.
|
[5]
|
张丽, 庄奕琪, 赵巍胜, 等. 一种适用于自旋磁随机存储器的低压写入电路[J]. 西安电子科技大学学报: 自然科学版, 2014, 43(3): 131-136.
|
[6]
|
Yu, H.Z., Wang, P.J., Wang, D.S., et al. (2013) Discrete Ternary Particleswarm Optimization for Area Optimization of MPRM Circuits. Journal of Semiconductors, 34, 118-123. https://doi.orgg/10.1088/1674-4926/34/2/025011
|
[7]
|
高闯, 吴利华, 刘海南, 等. 一种用于FPGA的可配置存储器设计[J]. 固体电子学研究与进展, 2016, 36(1): 67-70.
|
[8]
|
Peng, S.-Y., Huang, T.-C., Lee, Y.-H., et al. (2013) Instruction-Cycle-Based Dynamic Voltage Scaling Power Management for Low-Power Digital Signal Processor with 53% Power Savings. IEEE Journal of Solid-State Circuits, 48, 2649-2661. https://doi.orgg/10.1109/JSSC.2013.2274885
|
[9]
|
Sheng, D., Chung, C.-C., Lee, C.-Y., et al. (2011) A Low-Power and Portable Spread Spectrum Clock Generator for SoC Applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19, 1113-1117.
https://doi.orgg/10.1109/TVLSI.2010.2044903
|
[10]
|
Hemalatha, A.A. (2011) Shanmugam.Computer Aided Design for Low Power Fir Processor on System On-Chip Platform Architecture for High Performance DSP Applications. International Journal of Computer Science and Network Security, 11, 38-42.
|
[11]
|
Rick, P. and Aurangzeb, K. (2014) Design for Data-Center, Low-Power and SoCs. 2014 IEEE Proceedings of the Custom Integrated Circuits Conference, San Jose, California, 15-17 September 2014, 1-1.
|
[12]
|
Jain, A., Subramanian, S., Parekhji, R.A., et al. (2011) Design Techniques with Multiple Scan Compression Codecs for Low Power and High Quality Scan Test. Journal of Low Power Electronics, 7, 502-515.
https://doi.orgg/10.1166/jolpe.2011.1161
|
[13]
|
Ward-Foxton, S. (2012) Wireless SoCs Use Cortex-MO Core To Slash Power Consumption. Microwaves & RF, 51, 36.
|
[14]
|
Mahdoum, A. (2012) Combined Heuristics for Synthesis of SOCs with Time and Power Constraints. Computers and Electrical Engineering, 38, 1687-1702.
|
[15]
|
沈玲羽, 庞屹林, 范阳, 等. 红外读出电路中低功耗列读出级电路的设计[J]. 固体电子学研究与进展, 2015, 35(4): 378-382.
|
[16]
|
Lakdawala, H., Schaecher, M., Fu, C.-T., et al. (2013) A 32 nm SoC with Dual Core ATOM Processor and RF WiFi Transceiver. IEEE Journal of Solid-State Circuits, ,48, 91-103. https://doi.orgg/10.1109/JSSC.2012.2222812
|