SEA  >> Vol. 5 No. 3 (June 2016)

    The IBP Replacement Algorithm Based on Process Binding

  • 全文下载: PDF(599KB) HTML   XML   PP.181-189   DOI: 10.12677/SEA.2016.53020  
  • 下载量: 1,112  浏览量: 2,910  


王 冠:北京工业大学计算机学院,北京;
孙 亮:中电科技(北京)有限公司,北京

IBP替换算法进程绑定缓存抖动IBP Replacement Algorithm Process Binding Cache Jitter



LRU as the last level Cache replacement algorithm will cause the Cache “jitter” phenomenon which influences the Cache efficiency. This paper, based on the binding process of IBP replacement algorithm, binds the process of data to the Cache, chooses the different replacement algorithm accord- ing to different situations, and achieves the division of the Cache. And compared with other Cache partitioning schemes, the hardware dependence is obviously weakened. The running speed of the work load increased by 7% in the same environment; the loss rate of Cache decreased by 14%, and the efficiency of the Cache increased significantly with the increase of the number of cores.

王冠, 赵涵宇, 孙亮. 基于进程绑定的IBP缓存替换算法[J]. 软件工程与应用, 2016, 5(3): 181-189.


[1] Xiang, L.-X., Chen, T.-Z., Shi, Q.-S., et al. (2009) Less Reused Filter: Improving L2 Cache Performance via Filtering Less Reused Lines. Proceedings of the 23rd International Conference on Supercomputing, New York, 68-79.
[2] Patterson, D.A. and Hennessy, J.L. (2005) Computer Architecture: A Quantitative Approach. 3rd Edition, In: Kaufmann, M., Ed., China Machine Press, Beijing.
[3] Hennessy, J.L. and Patterson, D.A. (2009) Computer Organization & Design. The Hardware/Software Interface. In: Kaufmann, M., Ed., China Machine Press, Beijing.
[4] Xu, X. and Peng, M. (2013) Critical Thread Guided Fine-Grained Adaptive Capacity Management for Shared CMP Caches. Information Technology Journal, 12, 1366-1372.
[5] Yeh, T.Y. and Reinman, G. (2005) Fast and Fair: Data-Stream Quality of Service. Proceedings of the 2005 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, 237-248.
[6] Bitirgen, R., Ipek, E. and Martinez, J.F. (2008) Coordinated Man-agement of Multiple Interacting Resources in Chip Multiprocessors: A Machine Learning Approach. Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture, IEEE Computer Society, 318-329.
[7] Qureshi, M.K. and Patt, Y.N. (2006) Utility-Based Cache Parti-tioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches. Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, IEEE Computer Society, 423-432.
[8] van der Aalst, W. and van Hee, K. 工作流管理——模型方法和系统[M]. 王建民, 译. 北京: 清华大学出版社, 2010.
[9] Sejong, O.H. and Seog, P. (2013) Task-Role-Based Access Control Model. Information System, 28, 533-562.