[1]
|
Mahapatra, A. and Schafer, B.C. (2014) Machine-Learning Based Simulated Annealer Method for High Level Synthesis Design Space Exploration. Proceedings of the 2014 Electronic System Level Synthesis Conference (ESLsyn), San Fran-cisco, 31 May-1 June 2014, 1-6. https://doi.org/10.1109/ESLsyn.2014.6850383
|
[2]
|
Liu, H.Y. and Carloni, L.P. (2013) On Learning-Based Methods for Design-Space Exploration with High-Level Synthesis. 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC), Austin, 29 May-7 June 2013, 1-7.
|
[3]
|
Zacharopoulos, G., Barbon, A., Ansaloni, G. and Pozzi, L. (2018) Machine Learning Approach for Loop Unrolling Factor Prediction in High Level Synthesis. 2018 International Conference on High Performance Computing & Simulation (HPCS), Orleans, 16-20 July 2018, 91-97. https://doi.org/10.1109/HPCS.2018.00030
|
[4]
|
Lo, C. and Chow, P. (2016) Mod-el-Based Optimization of High Level Synthesis Directives. 2016 26th International Conference on Field Programmable Logic and Applications (FPL), Lausanne, 29 August-2 September 2016, 1-10.
https://doi.org/10.1109/FPL.2016.7577358
|
[5]
|
Lo, C. and Chow, P. (2018) Multi-Fidelity Optimization for High-Level Synthesis Directives. 2018 28th International Conference on Field Programmable Logic and Applications (FPL), Dublin, 27-31 August 2018, 272-2727.
https://doi.org/10.1109/FPL.2018.00054
|
[6]
|
Makrani, H.M., et al. (2019) Pyramid: Machine Learning Frame-work to Estimate the Optimal Timing and Resource Usage of a High-Level Synthesis Design. 2019 29th International Conference on Field Programmable Logic and Applications (FPL), Barcelona, 8-12 September 2019, 397-403. https://doi.org/10.1109/FPL.2019.00069
|
[7]
|
Hsiao, H. and Anderson, J.H. (2018) Sensei: An Area-Reduction Advisor for FPGA High-Level Synthesis. 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, 19-23 March 2018, 25-30.
https://doi.org/10.23919/DATE.2018.8341974
|
[8]
|
Zhao, J., Feng, L., Sinha, S., Zhang, W., Liang, Y. and He, B. (2017) COMBA: A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications. 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Irvine, 13-16 November 2017, 430-437. https://doi.org/10.1109/ICCAD.2017.8203809
|
[9]
|
Xydis, S., Palermo, G., Zaccaria, V. and Silvano, C. (2015) SPIRIT: Spectral-Aware Pareto Iterative Refinement Optimization for Supervised High-Level Synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 34, 155-159. https://doi.org/10.1109/TCAD.2014.2363392
|
[10]
|
Liu, S., Lau, F.C. and Schafer, B.C. (2019) Accelerating FPGA Prototyping through Predictive Model-Based HLS Design Space Exploration. 2019 56th ACM/IEEE Design Automation Conference (DAC), Las Vegas, 2-6 June 2019, 1-6.
https://doi.org/10.1145/3316781.3317754
|
[11]
|
Ferrandi, F., Lanzi, P.L., Loiacono, D., Pilato, C. and Sciuto, D. (2008) A Multi-Objective Genetic Algorithm for Design Space Exploration in High-Level Synthesis. 2008 IEEE Com-puter Society Annual Symposium on VLSI, Montpellier, 7-9 April 2008, 417-422. https://doi.org/10.1109/ISVLSI.2008.73
|
[12]
|
Schafer, B.C. and Wakabayashi, K. (2012) Machine Learning Pre-dictive Modelling High-Level Synthesis Design Space Exploration. IET Computers & Digital Techniques, 6, 153-159. https://doi.org/10.1049/iet-cdt.2011.0115
|
[13]
|
Liu, S., Lau, F. and Schafer, B.C. Predictive Compositional Method to Design and Re-Optimize Complex Behavioral Dataflows. IEEE Transactions on Computer-Aided Design of Integrat-ed Circuits and Systems, 39, 2615-2627.
|
[14]
|
Sarkar, P., Sengupta, A. and Naskar, M.K. (2015) GA Driven Integrated Exploration of Loop Unrolling Factor and Datapath for Optimal Scheduling of CDFGs during High Level Synthesis. 2015 IEEE 28th Canadian Conference on Electrical and Computer Engineering (CCECE), Halifax, 3-6 May 2015, 75-80.
https://doi.org/10.1109/CCECE.2015.7129163
|
[15]
|
Sengupta, A. and Bhadauria, S. (2015) User Power-Delay Budget Driven PSO Based Design Space Exploration of Optimal k-cycle Transient Fault Secured Datapath during High Level Synthesis. Sixteenth International Symposium on Quality Electronic Design, Santa Clara, 2-4 March 2015, 289-292. https://doi.org/10.1109/ISQED.2015.7085441
|
[16]
|
Sengupta, A. and Mishra, V.K. (2014) Integrated Particle Swarm Optimization (i-PSO): An Adaptive Design Space Exploration Framework for Power-Performance Tradeoff in Architectural Synthesis. Fifteenth International Symposium on Quality Electronic Design, Santa Clara, 3-5 March 2014, 60-67. https://doi.org/10.1109/ISQED.2014.6783307
|
[17]
|
Sengupta, A., Bhadauria, S. (2014) Au-tomated Exploration of Data Path in High Level Synthesis Using Temperature Dependent Bacterial Foraging Optimiza-tion Algorithm. IEEE 27th Canadian Conference on Electrical and Computer Engineering (CCECE), 4-7 May 2014, Toronto, 1-5. https://doi.org/10.1109/CCECE.2014.6900920
|
[18]
|
Mishra, V.K. and Sengupta, A. (2014) MO-PSE: Adaptive Multi-Objective Particle Swarm Optimization Based Design Space Exploration in Architectural Synthesis for Application Specific Processor Design. Advances in Engineering Software, 67, 111-124. https://doi.org/10.1016/j.advengsoft.2013.09.001
|
[19]
|
Sengupta, A. and Mishra, V.K. (2014) Swarm Intelligence Driven Simultaneous Adaptive Exploration of Datapath and Loop Unrolling Factor during Area-Performance Tradeoff. IEEE Computer Society Annual Symposium on VLSI, Tampa, 9-11 July 2014, 106-111. https://doi.org/10.1109/ISVLSI.2014.10
|
[20]
|
Sengupta, A. and Bhadauria, S. (2014) Exploration of Mul-ti-Objective Tradeoff during High Level Synthesis Using Bacterial Chemotaxis and Dispersal. Procedia Computer Sci-ence, 35, 63-72.
https://doi.org/10.1016/j.procs.2014.08.085
|
[21]
|
da Silva, J.S. and Bampi, S. (2015) Area-Oriented Iterative Method for Design Space Exploration with High-Level Synthesis. 2015 IEEE 6th Latin American Symposium on Cir-cuits & Systems (LASCAS), Montevideo, 24-27 February 2015, 1-4. https://doi.org/10.1109/LASCAS.2015.7250447
|
[22]
|
Schafer, B.C. (2016) Probabilistic Multiknob High-Level Synthesis Design Space Exploration Acceleration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 35, 394-406.
https://doi.org/10.1109/TCAD.2015.2472007
|
[23]
|
Schafer, B.C. (2015) Hierarchical High-Level Synthesis Design Space Exploration with Incremental Exploration Support. IEEE Embedded Systems Letters, 7, 51-54. https://doi.org/10.1109/LES.2015.2417216
|
[24]
|
Gao, X.T., Wickerson, J. and Constantinides, G. (2016) Auto-matically Optimizing the Latency, Area, and Accuracy of C Programs for High-Level Synthesis. Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, 21-23 February 2016, 234-243. https://doi.org/10.1145/2847263.2847282
|
[25]
|
Liu, L. and Kapre, N. (2019) Timing-Aware Routing in the RapidWright Framework. 2019 29th International Conference on Field Programmable Logic and Applications (FPL), Barcelona, 8-12 September 2019, 24-30.
https://doi.org/10.1109/FPL.2019.00014
|
[26]
|
Kapre, N., Ng, H., Teo, K. and Naude, J. (2015) InTime: A Machine Learning Approach for Efficient Selection of FPGA CAD Tool Parameters. Proceedings of the 2015 ACM/SIGDA In-ternational Symposium on Field-Programmable Gate Arrays (FPGA ’15), Monterey, 22-24 February 2015, 23-26. https://doi.org/10.1145/2684746.2689081
|
[27]
|
Kapre, N., Chandrashekaran, B., Ng, H. and Teo, K. (2015) Driv-ing Timing Convergence of FPGA Designs through Machine Learning and Cloud Computing. 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines, Vancouver, 2-6 May 2015, 119-126. https://doi.org/10.1109/FCCM.2015.36
|
[28]
|
Que, Y.H., Ng, H. and Kapre, N. (2016) Boosting Convergence of Timing Closure Using Feature Selection in a Learning-Driven Approach. 2016 26th International Conference on Field Programmable Logic and Applications (FPL), Lausanne, 29 August-2 September 2016, 1-9. https://doi.org/10.1109/FPL.2016.7577302
|
[29]
|
Que, Y.H., Raj, C.A., Ng, H., Teo, K. and Kapre, N. (2016) Case for Design-Specific Machine Learning in Timing Closure of FPGA Designs. Proceedings of the 2016 ACM/SIGDA In-ternational Symposium on Field-Programmable Gate Arrays (FPGA ’16), Monterey, 21-23 February 2016, 169-172. https://doi.org/10.1145/2847263.2847336
|
[30]
|
Xu, C., Liu, G., Zhao, R., Yang, S., Luo, G.J. and Zhang, Z.R. (2017) A Parallel Bandit-Based Approach for Autotuning FPGA Compilation. Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA ’17), Monterey, 22-24 February 2017, 157-166.
|
[31]
|
Ustun, E., Xiang, S., Gui, J., Yu, C. and Zhang, Z. (2019) LAMDA: Learning-Assisted Multi-stage Autotuning for FPGA Design Closure. 2019 IEEE 27th Annual International Symposium on Field-Programmable Cus-tom Computing Machines (FCCM), San Diego, 28 April-1 May 2019, 74-77. https://doi.org/10.1109/FCCM.2019.00020
|
[32]
|
Mametjanov, A., Balaprakash, P., Choudary, C., Hovland, P.D., Wild, S.M. and Sabin, G. (2015) Autotuning FPGA Design Parameters for Performance and Power. 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines, Vancouver, 2-6 May 2015, 84-91.
https://doi.org/10.1109/FCCM.2015.54
|
[33]
|
Chen, T.S., Chen, Y.J., Guo, Q., Zhou, Z.H., Li, L. and Xu, Z.W. (2014) Effective and Efficient Microprocessor Design Space Exploration Using Unlabeled Design Configurations. ACM Transactions on Intelligent Systems and Technology, 5, Article No. 20. https://doi.org/10.1145/2542182.2542202
|
[34]
|
Chen, T., et al. (2014) ArchRanker: A Ranking Approach to De-sign Space Exploration. 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA), Minneapolis, 14-18 June 2014, 85-96.
https://doi.org/10.1109/ISCA.2014.6853198
|
[35]
|
Xie, Z., et al. (2018) RouteNet: Routability Prediction for Mixed-Size Designs Using Convolutional Neural Network. 2018 IEEE/ACM International Conference on Comput-er-Aided Design (ICCAD), San Diego, 5-8 November 2018, 1-8.
https://doi.org/10.1145/3240765.3240843
|
[36]
|
Yu, C. and Zhang, Z. (2019) Painting on Placement: Forecasting Routing Congestion Using Conditional Generative Adversarial Nets. 2019 56th ACM/IEEE Design Automation Confer-ence (DAC), Las Vegas, 2-6 June 2019, 1-6.
https://doi.org/10.1145/3316781.3317876
|
[37]
|
Alawieh, M.B., Li, W., Lin, Y., Singhal, L., Iyer, M.A. and Pan, D.Z. (2020) High-Definition Routing Congestion Prediction for Large-Scale FPGAs. 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), Beijing, 13-16 January 2020, 26-31. https://doi.org/10.1109/ASP-DAC47756.2020.9045178
|
[38]
|
Papamichael, M.K., Milder, P. and Hoe, J.C. (2015) Nautilus: Fast Automated IP Design Space Search Using Guided Genetic Algorithms. 2015 52nd ACM/EDAC/IEEE De-sign Automation Conference (DAC), San Francisco, 7-11 June 2015, 1-6. https://doi.org/10.1145/2744769.2744875
|
[39]
|
Wang, Z. and Schafer, B.C. (2019) Partial Encryption of Behavior-al IPs to Selectively Control the Design Space in High-Level Synthesis. 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, 25-29 March 2019, 642-645. https://doi.org/10.23919/DATE.2019.8714920
|
[40]
|
Ma, Y., et al. (2019) High Performance Graph ConvolutionaI Networks with Applications in Testability Analysis. 2019 56th ACM/IEEE Design Automation Conference (DAC), Las Vegas, 2-6 June 2019, 1-6.
https://doi.org/10.1145/3316781.3317838
|
[41]
|
Ziegler, M.M., Liu, H., Gristede, G., Owens, B., Nigaglioni, R. and Carloni, L.P. (2016) A Synthesis-Parameter Tuning System for Autonomous Design-Space Exploration. 2016 De-sign, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, 14-18 March 2016, 1148-1151. https://doi.org/10.3850/9783981537079_0690
|
[42]
|
Ziegler, M.M., Liu, H.Y. and Carloni, L.P. (2016) Scalable Auto-Tuning of Synthesis Parameters for Optimizing High-Performance Processors. Proceedings of the 2016 Interna-tional Symposium on Low Power Electronics and Design (ISLPED ’16), San Francisco, 8-10 August 2016, 180-185. https://doi.org/10.1145/2934583.2934620
|
[43]
|
Anwar, M., Saha, S., Ziegler, M.M. and Reddy, L. (2016) Early Scenario Pruning for Efficient Design Space Exploration in Physical Synthesis. 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID), Kolkata, 4-8 January 2016, 116-121. https://doi.org/10.1109/VLSID.2016.94
|
[44]
|
Ziegler, M.M., Liu, H.Y., Gristede, G., Owens, B., Ni-gaglioni, R. and Carloni, L.P. (2016) A Scalable Black-Box Optimization System for Auto-Tuning VLSI Synthesis Pro-grams. Proceedings of 1st Workshop on Resource Awareness and Application Autotuning in Adaptive and Heterogene-ous Computing, Dresden, 18 March 2016, 8-12.
|
[45]
|
Kwon, J., Ziegler, M.M. and Carloni, L.P. (2019) A Learn-ing-Based Recommender System for Autotuning Design FIows of Industrial High-Performance Processors. 2019 56th ACM/IEEE Design Automation Conference (DAC), Las Vegas, 2-6 June 2019, 1-6. https://doi.org/10.1145/3316781.3323919
|
[46]
|
Palermo, G., Silvano, C. and Zaccaria, V. (2009) ReSPIR: A Re-sponse Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration. IEEE Transac-tions on Computer-Aided Design of Integrated Circuits and Systems, 28, 1816-1829. https://doi.org/10.1109/TCAD.2009.2028681
|
[47]
|
Hara, Y., et al. (2009) Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-Based High-Level Synthesis. Journal of Information Processing, 17, 242-254. https://doi.org/10.2197/ipsjjip.17.242
|
[48]
|
Schafer, B.C. and Mahapatra, A. (2014) S2CBench: Syn-thesizable SystemC Benchmark Suite for High-Level Synthesis. IEEE Embedded Systems Letters, 6, 53-56. https://doi.org/10.1109/LES.2014.2320556
|
[49]
|
Reagen, B., Adolf, R., Shao, Y.S., Wei, G.Y. and Brooks, D. (2014) MachSuite: Benchmarks for Accelerator Design and Customized Architectures. 2014 IEEE International Sympo-sium on Workload Characterization (IISWC), Raleigh, 26-28 October 2014, 110-119. https://doi.org/10.1109/IISWC.2014.6983050
|
[50]
|
Yuki, T. and Pouchet, L. (2016) PolyBench 4.2. https://sourceforge.net/projects/polybench/
|
[51]
|
Bustany, I.S., Chinnery, D., Shinnerl, J.R. and Yutsis, V. (2015) ISPD 2015 Benchmarks with Fence Regions and Routing Blockages for Detailed-Routing-Driven Placement. Proceed-ings of the 2015 Symposium on International Symposium on Physical Design, Monterey, 29 March-1 April 2015, 157-164. https://doi.org/10.1145/2717764.2723572
|