多码率码型QC-LDPC编码器的FPGA实现
FPGA Implementation of Multi-Bitrate Pattern QC-LDPC Encoders
摘要:
LDPC码作为一种线性分组码,具备优异的纠错性能,被广泛应用在无线通信中的信道编码领域。采用QC-LDPC生成矩阵的编码方法,设计了一个支持多码率准循环低密度校验码的编码器,编码器的硬件结构由生成校验码单元(gccu)、源码暂存单元(ocsu)和控制单元(ctrl)等三个主要部分构成,ocsu通过对存储单元进行切割,采取乒乓操作,在数据对乒路原始数据进行编码的同时,将另一帧数据写入乓路,提高了编码速率;gccu实现编码的运算过程以及对生成矩阵进行预存储,通过分析各种码型生成矩阵的特点,对矩阵进行划分,提取必要生成向量进行缓存,减少资源占用;为了满足多种码型、码率的编码需求,加入配置信号,可以根据不同矩阵列块数量、块大小的不同分别选择相应数量的运算单元以及运算次数。此套编码器共支持四种码率、六种码型的编码模式,并支持后续的快速拓展。在XILINX的XC7K325tffg900 FPGA上,采用verilog语言完成了各种码率的仿真综合,同时搭建MATLAB软件模型进行验证,证明了本方案的可行性与有效性。
Abstract:
As a linear packet code, LDPC code
has excellent error correction performance and is widely used in the field of
channel coding in wireless communications. Using the QC-LDPC generation matrix
coding method, designed an encoder that supports multi-bitrate quasi-cyclic
low-density check digitization, the hardware structure of the encoder is
composed of three main parts such as generating the checksum unit (gccu), the
source code staging unit (ocsu) and the control unit (ctrl). ocsu cuts the
storage unit and performs ping-pong operation. When the original data is
encoded on the ping circuit, another frame of data is written onto the ping
circuit to improve the coding rate. gccu implements the operation process of
coding and pre-storage of the generation matrix. By analyzing the
characteristics of the generation matrix of various code types, the matrix is
divided and the necessary generation vector is extracted for caching to reduce
the occupation of resources. In order to meet the coding requirements of
various code types and code rates, the corresponding number of operation units
and operation times can be selected according to the different numbers and sizes
of blocks in different matrix columns by adding configuration signals. This set
of encoders supports a total of four-bit rates, six code patterns of coding
modes, and supports subsequent rapid expansion. On XILINX’s XC7K325tffg900
FPGA, a simulation synthesis of various bitrates was completed using the
verilog language. At the same time, the MATLAB software model was built for
verification, which proved the feasibility and effectiveness of the scheme.
参考文献
|
[1]
|
Gallager, R.G. (1962) Low-Density Parity-Check Codes. IRE Transactions on Information Theory, 8, 21-28. [Google Scholar] [CrossRef]
|
|
[2]
|
Gallager, R.G. (1963) Low-Density Parity-Check Codes. The MIT Press, Cambridge. [Google Scholar] [CrossRef]
|
|
[3]
|
Richardson, T.J. and Urbanke, R.L. (2001) Efficient Encoding of Low Density Parity-Check Codes. IEEE Transactions on Information Theory, 47, 638-656. [Google Scholar] [CrossRef]
|
|
[4]
|
Li, Z.W., Chen, L., Zeng, L.Q., Lin, S. and Fong, W.H. (2006) Efficient Encoding of Quasi-Cyclic Low-Density Parity-Check Codes. IEEE Transactions on Communications, 54, 71-81. [Google Scholar] [CrossRef]
|
|
[5]
|
赵岭, 张晓林. 一种准循环低密度校验码部分并行编码结构设计[J]. 航空学报, 2009, 30(1): 109-114.
|
|
[6]
|
吴文俊, 张锐, 程敏敏. 基于FPGA的LDPC编译码的高速并行化设计与实现[J]. 通信技术, 2020(10): 2581-2587.
|
|
[7]
|
Yao, X.X., Li, L.T., Liu, J.H. and Li, Q. (2021) A Low Complexity Parallel QC-LDPC Encoder. 2021 IEEE MTT-S International Wireless Symposium (IWS), Nanjing, 23-26 May 2021, 1-3.
|
|
[8]
|
Goriushkin, R., Nikishkin, P., Ovinnikov, A., Likhobabin, E. and Vityazev, V. (2020) FPGA Implementation of LDPC Encoder Architecture for Wireless Communication Standards. 2020 9th International Confer-ence on Modern Circuits and Systems Technologies (MOCAST), Bremen, 7-9 September 2020, 1-4. [Google Scholar] [CrossRef]
|
|
[9]
|
李剑凌, 陈斌杰. 基于最小和算法的QC-LDPC译码器的FPGA实现[J]. 应用科技, 2020, 47(5): 35-40.
|
|
[10]
|
肖晓, 吴学智, 隗小斐. 基于LDPC码的水声扩频通信性能仿真[J]. 舰船电子工程, 2021(8): 155-158.
|