基于散列表的加法器重写优化算法
Hash Table Based Adder Rewriting Optimization Algorithm
摘要: 在大规模算术集成电路设计领域中,乘法器电路的验证是一重大难题。当前主流的方法是Gröbner基法。在此基础上,研究者们提出了加法器重写等优化方法,但重写过程依赖进位变量且需遍历全部变量,导致验证效率降低。为此,本文利用散列表对该方法进行优化,使用散列表存储所有和位输出变量,遍历表中元素进行扩充,再结合加法器的结构特性去识别加法器,从而不再依赖进位变量并且减少了需要遍历的变量数目。由实验结果可知,优化算法提高了Gröbner基的生成效率,也提高了乘法器的验证效率。
Abstract: In the field of very large scale integration design, the verification of multiplier circuits is a major problem. The current mainstream method is the Gröbner basic method. On this basis, researchers have proposed optimization methods such as adder rewriting, but the rewriting process relies on carrying variables and needs to traverse all variables, resulting in reduced verification efficiency. For this reason, this paper optimizes the method by using a hash table, uses a hash table to store all the sum bit output variables, expands the elements in the traversal table, and then identifies the adder by combining the structural characteristics of the adder, so that it no longer depends on car-rying variables and reduces the number of variables that need to be traversed. The experimental results show that the optimization algorithm improves the generation efficiency of Gröbner basis and the verification efficiency of multipliers.
文章引用:黄怡桐, 刘帅, 魏峰玉, 江建国. 基于散列表的加法器重写优化算法[J]. 应用数学进展, 2022, 11(11): 8265-8273. https://doi.org/10.12677/AAM.2022.1111874

参考文献

[1] 静思. 让科学之声以更强的力度震撼神州大地——从“奔腾芯片”的错误引发的联想[J]. 电子展望与决策, 1995(3): 23.
[2] 张杰, 王少超, 关永. 基于形式化方法的有限域乘法器的建模与验证[J]. 电子技术应用, 2018, 44(1): 109-113.
[3] 王彦本. 集成电路形式化验证方法研究[J]. 电子科技, 2008, 21(8): 4-6.
[4] Fan, Q.R., Pan, F. and Duan, X.D. (2011) Using Logic Synthesis and Circuit Reasoning for Equivalence Checking. Advanced Materials Research, 201-203, 836-840. [Google Scholar] [CrossRef
[5] Bryant, R.E. (1991) On the Complexity of VLSI Implementations and Graph Representations of Boolean Functions with Application to Integer Multiplication. IEEE Transactions on Computers, 40, 205-213. [Google Scholar] [CrossRef
[6] Vedhus, H. (2020) Deep Bayesian Neural Networks for Damage Quantifica-tion in Miter Gates of Navigation Locks. Structural Health Monitoring, 19, 1391-1420. [Google Scholar] [CrossRef
[7] Ritirc, D., Biere, A. and Kauers, M. (2018) Improving and Ex-tending the Algebraic Approach for Verifying Gate-Level Multipliers. 2018 Design, Automation & Test in Europe Con-ference & Exhibition (DATE), Dresden, 19-23 March 2018, 1556-1561. [Google Scholar] [CrossRef
[8] Ritirc, D., Biere, A. and Kauers, M. (2017) Column-Wise Ver-ification of Multipliers Using Compter Algebra. 2017 Formal Methods in Computer Aided Design (FMCAD), Vienna, 2-6 October 2017, 23-30. [Google Scholar] [CrossRef
[9] Kaufmann, D., Biere, A. and Kauers, M. (2019) Verifying Large Multipliers by Combining SAT and Computer Algebra. 2019 Formal Methods in Computer Aided Design (FMCAD), San Jose, 22-25 October 2019, 28-36. [Google Scholar] [CrossRef
[10] Cox, D., Little, J. and O’shea, D. (2015) Ideals, Varieties, and Algorithms. 4th Edition. Springer, Berlin, 76-104. [Google Scholar] [CrossRef
[11] 刘木兰. Gröbner基理论及其应用[M]. 北京: 科学出版社, 2000: 86-112.
[12] 陈玉福, 张智勇. 计算机代数[M]. 北京: 科学出版社, 2020: 152-167.
[13] 吴洲. 散列表构造与查找的动态实现[J]. 电脑知识与计算, 2014(14): 19-20.
[14] Zed A. Shaw. 笨方法学C语言[M]. 王巍巍, 译. 北京: 人民邮电出版社, 2019: 201-202.