|
[1]
|
静思. 让科学之声以更强的力度震撼神州大地——从“奔腾芯片”的错误引发的联想[J]. 电子展望与决策, 1995(3): 23.
|
|
[2]
|
张杰, 王少超, 关永. 基于形式化方法的有限域乘法器的建模与验证[J]. 电子技术应用, 2018, 44(1): 109-113.
|
|
[3]
|
王彦本. 集成电路形式化验证方法研究[J]. 电子科技, 2008, 21(8): 4-6.
|
|
[4]
|
Fan, Q.R., Pan, F. and Duan, X.D. (2011) Using Logic Synthesis and Circuit Reasoning for Equivalence Checking. Advanced Materials Research, 201-203, 836-840. [Google Scholar] [CrossRef]
|
|
[5]
|
Bryant, R.E. (1991) On the Complexity of VLSI Implementations and Graph Representations of Boolean Functions with Application to Integer Multiplication. IEEE Transactions on Computers, 40, 205-213. [Google Scholar] [CrossRef]
|
|
[6]
|
Vedhus, H. (2020) Deep Bayesian Neural Networks for Damage Quantifica-tion in Miter Gates of Navigation Locks. Structural Health Monitoring, 19, 1391-1420. [Google Scholar] [CrossRef]
|
|
[7]
|
Ritirc, D., Biere, A. and Kauers, M. (2018) Improving and Ex-tending the Algebraic Approach for Verifying Gate-Level Multipliers. 2018 Design, Automation & Test in Europe Con-ference & Exhibition (DATE), Dresden, 19-23 March 2018, 1556-1561. [Google Scholar] [CrossRef]
|
|
[8]
|
Ritirc, D., Biere, A. and Kauers, M. (2017) Column-Wise Ver-ification of Multipliers Using Compter Algebra. 2017 Formal Methods in Computer Aided Design (FMCAD), Vienna, 2-6 October 2017, 23-30. [Google Scholar] [CrossRef]
|
|
[9]
|
Kaufmann, D., Biere, A. and Kauers, M. (2019) Verifying Large Multipliers by Combining SAT and Computer Algebra. 2019 Formal Methods in Computer Aided Design (FMCAD), San Jose, 22-25 October 2019, 28-36. [Google Scholar] [CrossRef]
|
|
[10]
|
Cox, D., Little, J. and O’shea, D. (2015) Ideals, Varieties, and Algorithms. 4th Edition. Springer, Berlin, 76-104. [Google Scholar] [CrossRef]
|
|
[11]
|
刘木兰. Gröbner基理论及其应用[M]. 北京: 科学出版社, 2000: 86-112.
|
|
[12]
|
陈玉福, 张智勇. 计算机代数[M]. 北京: 科学出版社, 2020: 152-167.
|
|
[13]
|
吴洲. 散列表构造与查找的动态实现[J]. 电脑知识与计算, 2014(14): 19-20.
|
|
[14]
|
Zed A. Shaw. 笨方法学C语言[M]. 王巍巍, 译. 北京: 人民邮电出版社, 2019: 201-202.
|