|
[1]
|
Shekhar, N., Kalla, P. and Enescu, F. (2007) Equivalence Verification of Polynomial Data Paths Using Ideal Membership Testing. IEEE Transactions on Computer-Aided Design, 26, 1320-1330. [Google Scholar] [CrossRef]
|
|
[2]
|
Yu, C., Brown, W., Liu, D., Rossi, A. and Ciesielski, M. (2016) Formal Verification of Arithmetic Circuits by Function Extraction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 35, 2131-2142. [Google Scholar] [CrossRef]
|
|
[3]
|
Sayed-Ahmed, A., Große, D., Kühne, U., Soeken, M. and Drechsler, R. (2016) Formal Verification of Integer Multipliers by Combining Gröbner Basis with Logic Reduction. Proceedings of the 2016 Conference on Design, Automation & Test in Europe, Dresden, 14-18 March 2016, 1048-1053. [Google Scholar] [CrossRef]
|
|
[4]
|
Ritirc, D., Biere, A. and Kauers, M. (2017) Column-Wise Verification of Multipliers Using Computer Algebra. Proceedings of the 17th Conference on Formal Methods in Computer-Aided Design, Vienna, 2-6 October 2017, 23-30. [Google Scholar] [CrossRef]
|
|
[5]
|
Ritirc, D., Biere, A. and Kauers, M. (2018) Improving and Extending the Algebraic Approach for Verifying Gate-Level Multipliers. 2018 Design, Automation & Test in Europe Conference & Exhibition, Dresden, 19-23 March 2018, 1556-1561. [Google Scholar] [CrossRef]
|
|
[6]
|
Kaufmann, D., Biere, A. and Kauers, M. (2019) Verifying Large Multipliers by Combining SAT and Computer Algebra. 2019 Formal Methods in Computer Aided Design (FMCAD), San Jose, 22-25 October 2019, 28-36. [Google Scholar] [CrossRef]
|
|
[7]
|
Mahzoon, A., Große, D., Scholl, C. and Drechsler, R. (2020) Towards Formal Verification of Optimized and Industrial Multipliers. 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, 9-13 March 2020, 544-549. [Google Scholar] [CrossRef]
|
|
[8]
|
Cox, D., Little, J. and O’Shea, D. (2015) Ideals, Varieties, and Algorithms. 4th Edition. Springer-Verlag, New York.
|
|
[9]
|
Biere, A. (2017) The AIGER And-Inverter Graph (AIG) Format, 20071012. Institute for Formal Models and Verification, Linz.
|
|
[10]
|
Zed A. Shaw. 笨方法学C语言[M]. 王巍巍, 译. 北京: 人民邮电出版社, 2019.
|
|
[11]
|
Niemetz, A., Preiner, M. and Biere, A. (2015) Boolector 2.0 System Description. Journal on Satisfiability, Boolean Modeling and Computation, 9, 53-58 [Google Scholar] [CrossRef]
|
|
[12]
|
Homma Laboratory, RIEC, Tohoku University (2019) Arithmetic Module Generator.
https://www.ecsis.riec.tohoku.ac.jp/topics/amg/
|
|
[13]
|
Decker, W., Greuel, G.M., Pfister, G. and Schönemann, H. (2016) SINGULAR.
http://www.singular.uni-kl.de
|