基于SV的NAND Flash控制器功能验证
Function Verification of NAND Flash Controller Based on SV
摘要: 随着存储工艺的发展，NAND Flash存储架构被提出后，凭借存储量大，读写速度快等优势，迅速成为存储介质的首选。目前，存储系统通过控制器完成与Flash闪存颗粒的交互，但随着存储数据越来越巨大，NAND Flash控制器的稳健性、完备性也越来越受重视。本文采用System Verilog语言搭建测试环境，并结合SVA断言技术提出新的验证策略，即收集代码覆盖率、功能覆盖率、断言覆盖率三个重要指标，对NAND Flash控制器模块进行全面有效的验证，确保同步时钟单通道模式下，控制器使用双FSM设计依然符合设计要求。
Abstract: With the development of storage technology, NAND Flash storage architecture has quickly become the first choice of storage media with the advantages of large storage capacity and fast reading and writing speed. At present, the storage system completes the interaction with flash particles through the controller, but with the increasing storage data, the robustness and completeness of NAND Flash controller are paid more and more attention. In this paper, the system Verilog language is used to build the test environment and combined with the SVA assertion technology, a new verification strategy is proposed, that is, the code coverage, function coverage and assertion coverage are collected to comprehensively and effectively verify the NAND Flash controller module, so as to ensure that the dual FSM design of the controller still meets the design requirements in the synchronous clock single-channel mode.
文章引用：吴录辉, 颜炳佳. 基于SV的NAND Flash控制器功能验证[J]. 传感器技术与应用, 2022, 10(2): 91-98. https://doi.org/10.12677/JSTA.2022.102012

参考文献

[1] Wang, Y., et al. (2016) A Real-Time Flash Translation Layer for NAND Flash Memory Storage Systems. IEEE Trans-actions on Multi-Scale Computing Systems, 2, 17-29. [Google Scholar] [CrossRef] 
[2] Yadu, K.K. and Bhakthavatchalu, R. (2019) Block Level SoC Verification Using Systemverilog. 2019 3rd International Con-ference on Electronics, Communication and Aerospace Technology (ICECA), Coimbatore, 12-14 June 2019, 878-887. [Google Scholar] [CrossRef] 
[3] 龙永萍. 基于UVM的Flash控制器模块验证[D]: [硕士学位论文]. 杭州: 杭州电子科技大学, 2018.
[4] Khalifa, K. (2017) Extendable Generic Base Verification Architecture for Flash Memory Controllers Based on UVM. 2017 IEEE 21st International Conference on Computer Supported Co-operative Work in Design (CSCWD), Wellington, 26-28 April 2017, 584-589. [Google Scholar] [CrossRef] 
[5] Huang, Q., Wang, Z. and Lu, W. (2020) A Design of Four Dies Parallel NAND Flash Memory Controller Supporting Toggle and ONFI mode. 2020 IEEE 15th International Con-ference on Solid-State & Integrated Circuit Technology (ICSICT), Kunming, 3-6 November 2020, 1-3. [Google Scholar] [CrossRef] 
[6] Dwivedi, P., Mishra, N. and Singh-Rajput, A. (2021) Assertion & Functional Coverage Driven Verification of AMBA Advance Peripheral Bus Protocol Using System Veri-log. 2021 International Conference on Advances in Electrical, Computing, Communication and Sustainable Technolo-gies (ICAECT), Bhilai, 19-20 February 2021, 1-6. [Google Scholar] [CrossRef] 
[7] (2009) IEEE Standard for System Verilog—Unified Hardware Design, Specification, and Verification Language—Redline. IEEE Std 1800-2009 (Revision of IEEE Std 1800-2005)—Redline, 11 December 2009, 1-1285. [Google Scholar] [CrossRef] 
[8] [美] Srikanth Vijayaraghavan, Meyyappan Ramanathan. System Verilog Assertions应用指南[M]. 陈俊杰, 译. 北京: 清华大学出版社, 2007: 5-6.
[9] Biswal, B.P., Singh, A. and Singh, B. (2017) Cache Coherency Controller Verification IP Using Systemverilog Assertions (SVA) and Uni-versal Verification Methodologies (UVM). 2017 11th International Conference on Intelligent Systems and Control (ISCO), Coimbatore, 5-6 January 2017, 21-24.
[10] 阎芳, 李翔, 徐双平, 范毓洋, 田毅. 基于SVA的AFDX网络MAC IP核功能验证[J]. 电子技术应用, 2020, 46(7): 70-73+77. [Google Scholar] [CrossRef] 
[11] 柯志鸣. 基于SystemVerilog的芯片时钟模块验证[D]: [硕士学位论文]. 沈阳: 辽宁大学, 2021.[CrossRef] 
[12] 张瑞. 基于断言的形式化验证与UVM的综合应用[D]: [硕士学位论文]. 西安: 西安电子科技大学, 2018.
[13] (2020) IEEE Standard for Universal Verification Methodolo-gy Language Reference Manual. IEEE Std 1800.2-2020 (Revision of IEEE Std 1800.2-2017), 14 September 2020, 1-458. [Google Scholar] [CrossRef] 

为你推荐